We propose a built-in self-test (BIST)scheme for VLSI pipelined lattice digital filter chips which needs no modification of the basic building cells and all the sin- gle stuck-at faults can be detected in reasonable time.

Design and realization of the lattice FIR filter using DSP builder;