说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 词典 -> 零级中断向量
1)  level zero interrupt vector
零级中断向量
2)  multilevel vectored interrupt logic
多级向量中断逻辑
3)  interrupt vector
中断向量
1.
This paper aims at the characteristic that the IRQ interrupt vector addresses of ARM7 microcontroller are assigned on the interrupt vector registers dynamic,introduces the idea that roots the interrupt vectors into ROM,establishes the IRQ interrupt recovery system.
针对ARM7微控制器的IRQ中断向量地址动态分配在中断向量寄存器中的特点,提出将中断向量固化到ROM中的思路,构建IRQ中断防御体系,从而增强了系统的可靠性和安全性。
2.
In this article,the hardware cascade structrue,port address,the system defination of interrupt vector and the system initiation of middle,and supper microcomputer s maskable interrupt system are analyzed,and it gives out the points for attention in application and takes Fangzheng MMX 166 to a concrete example.
分析了与中、高档微型机可屏蔽中断系统有关的硬件级联结构、中断系统的端口地址、中断向量的定义、中断系统初始化,并以方正MMX166为例,给出了应用中应注意的问题及具体例子。
4)  Vector interruption
向量中断
5)  interrupt table
中断向量表
1.
Based on tracking and debugging the process of the interrupt in VxWorks operation system,the establishment and structure of the exception and interrupt table as well as the driver of the VxWorks interrupt based on AT91RM9200 Processor are obtained by the experiment.
通过对VxWorks操作系统中断处理过程的跟踪调试,实验得出了VxWorks操作系统中断的处理过程,以及VxWorks的异常中断向量表和中断向量表的创建,并列出其结构。
6)  interrupt vector table
中断向量表
1.
The meaning and the software realization of the interrupt vector table relocation is introduced.
介绍了中断向量表重定位的含义、中断向量表重定位的软件实现过程。
2.
TMS320C6000s,being high-performance digital signal processing chip series developed by TI company is taken as an example in this paper to introduce in detail the Flash boot mode and the new approach of the second-level bootload process with interrupt vector table which breaks through the structure obstacle of program bootload,and shows a new way to develp th.
文中以TI公司高性能DSP芯片TMS320C6000系列为例,介绍了从Flash存储器进行引导、带中断向量表的二次Bootloader的新途径,突破了程序引导的结构障碍,从而为TMS320C6000系列DSP的开发提供了一种新的思路。
补充资料:中断优先级
分子式:
CAS号:

性质:对不同的中断源赋予不同优先权,具有同样中断优先权的中断源组成一个中断级,由硬件保证它们具有同样优先权和统一的中断控制程序入口,而同级中断源之间优先次序由软件安排。在同时出现几个中断情况下,优先级高的中断先被响应。

说明:补充资料仅用于学习参考,请勿用于其它任何用途。
参考词条