说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> 异步时序逻辑电路
1.
The Analysis and Design of the Pulse Asynchronous Tune Sequencing Logic Circuit;
脉冲异步时序逻辑电路的分析与设计探讨
2.
Application of Minor State of Karnaugh Map in Logical Circuit of Time Sequence;
次态卡诺图在时序逻辑电路中的应用
3.
One Way to Design Scheduling Logic Circuit Based on MSI;
基于MSI的时序逻辑电路设计方法
4.
SIMPLIFIED WAY TO SOLVE TWO PROBLEMS IN SEQUENTIAL CIRCUIT;
时序逻辑电路中两个问题的简化处理
5.
An asynchronous GALS wrapper based on standard logic cell
一种基于标准逻辑单元的GALS异步封装电路
6.
An Analysis of the Application of Comparison in the Sequential Logical Circuit Teaching;
浅析比较法在时序逻辑电路教学中的应用
7.
Experiment Teaching Exploration of Sequential Logic Circuit Based on Matlab
基于Matlab的时序逻辑电路的实验教学探索
8.
The design of the asynchronous sequential logical networks will be desciked in the next article.
至于异步时序逻辑网络的设计,作者将在以后的文章中给出。
9.
In fact, we use the digital way directly to synthesize sine wave.
数字电路技术课程的知识难点是时序逻辑电路的设计。
10.
A Standard Method to Find internal Clock Pulse Overlay Area by Karnaugh Map──Analysis of Asynchronous Sequential Logic Circuit in the Case or Comples Clock Pulse
利用卡诺图寻找内时钟复盖区的规范方法──复杂时钟下异步时序罗辑电路分析
11.
The Optimal Design Method of the Relay Combination Step Circuits
继电器组合步进电路的最优逻辑设计
12.
field programmable logic integrated circuit
现场可编程序逻辑集成电路
13.
field programmable logic family
现场可编程序逻辑集成电路系列
14.
The Analyse and Design about Meta-Stability in Asynchronous Timing Circuits;
异步时序电路中的亚稳态设计与分析
15.
Asynchronous Timing Circuit Analysis and Simulation Based on Cadence;
基于Cadence异步时序电路分析与仿真
16.
On the Application of Hypo-state Karnaugh Map in the Analysis and Design of Time-Sequence Logic Circuit;
次态卡诺图在时序逻辑电路分析和设计中的运用
17.
Adopt Logic Circuit to Control Sulfuration Time of Rubber Products
采用逻辑电路控制橡胶制品硫化时间
18.
The Research on Asynchronous Motor Soft Starter with Fuzzy Logic;
基于模糊逻辑的异步电动机软起动器的研究