说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> 延时锁定环
1.
A New Mixed-mode Design of DCM Clock Delay Locked Loop
一种新型混合信号时钟延时锁定环电路设计
2.
PLL lock time is below 15us,power dissipation is below 10mw.
该锁相环的锁定时间低于 15us,功耗小于 10mW。
3.
The Study on Novel Time Delay Estimation Methods Based on Stable Distribution
稳定分布环境下的时延估计新方法研究
4.
Deadlock prevention approach for a class of timed Petri nets
一种时延Petri网的死锁预防方法
5.
If the aperture is set to "P" or "A", turn the aperture ding while pressing the "P" or "A" lock pin.
如果光圈要调到“P”或 “A”,请按住“P”或 “A”锁定拴同时转动光圈环。
6.
ectric automatic time release
电气自动定时解锁器
7.
The Extension of Injection Locking Theory and Its Dynamical Behavior Analysis;
注入锁定理论的延拓及其动态行为分析
8.
Locking compressing plate combined with bone grafting in medullary cavity for treatment of the distal fractures of tibia at delayed stage
延期锁定钢板加髓腔植骨治疗胫骨远端骨折
9.
Lock compression plate combined with bone transplantation for the treatment of high energy Pilon fractures at a delayed-stage
延期锁定加压接骨板加植骨治疗高能量Pilon骨折
10.
High-Resolution Time Delay Estimation and Positioning Technologies of UWB System in Indoor Multipath Environment;
室内多径环境下超宽带系统的高分辨时延估计与定位技术
11.
To suspend until a later stated time.
使延期延期至以后指定的时间
12.
Design of Phase-locked Loop for USB2.0 Application;
应用于USB2.0时钟数据恢复的锁相环设计
13.
The Design of a Phase-Locked Loop Used in a DSP Clock System;
一种用于DSP时钟系统的锁相环的设计
14.
Design and Analysis of CMOS PLL Clock Generator;
CMOS锁相环时钟发生器的设计与研究
15.
Single-phase Phase-Locked Loop based on Modified Instantaneous Reactive Power Theory
基于改进瞬时无功理论的单相锁相环
16.
Design of Digital Phase Locked Loop Used in SDH Equipment Clock
SDH设备时钟中的数字锁相环设计
17.
about the best excavation areas,and he could discover
为何我们被锁定在特定的时空
18.
An oblong metal ring with a spring clip, used in mountaineering to attach a running rope to a piton or similar device.
铁锁一种登山时使用的带弹簧夹子的长方形铁环,把滑动的绳子固定在岩钉或类似装置上